

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/766,846	01/23/2001	Hiroki Shinkawata	50090-275	1557
7.	590 01/16/2003			
McDermott, Will & Emery			EXAMINER	
600 13th Street Washington, D	c, N.W. C 20005-3096		VU, HUNG K	
		•	ART UNIT	PAPER NUMBER
			2811	,
			DATE MAILED: 01/16/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
•	Office Action Summary	09/766,846	SHINKAWATA, HIROKI		
	Office Action Summary	Examiner	Art Unit		
	Th MAILING DATE of this communication app	Hung K. Vu	2811		
Period fo		rears on the coversit t with the	correspondence address		
THE II - Exter after - If the - If NO - Failur - Any r	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be to within the statutory minimum of thirty (30) do will apply and will expire SIX (6) MONTHS from a Cause the application to become ABANDON.	timely filed ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).		
1)🛛	Responsive to communication(s) filed on 10/2	<u>24/02</u> .			
2a) <u></u> □	This action is FINAL . 2b)⊠ Th	is action is non-final.			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims					
4) 🖾	Claim(s) <u>1-20</u> is/are pending in the application	1.			
	4a) Of the above claim(s) <u>16-20</u> is/are withdraw	vn from consideration.			
5)	Claim(s) is/are allowed.				
6)🖂	Claim(s) <u>1,2,5-7,9-11 and 13-15</u> is/are rejected	1.			
7) 🖂	Claim(s) <u>3,4,8 and 12</u> is/are objected to.				
	Claim(s) are subject to restriction and/o	r election requirement.			
Applicati	on Papers				
	The specification is objected to by the Examine				
10) 🔲 🗆	The drawing(s) filed on is/are: a)☐ accep				
🗖 -	Applicant may not request that any objection to the		` '		
11) 🔲 🛚	The proposed drawing correction filed on		roved by the Examiner.		
4.50.	If approved, corrected drawings are required in rep	•			
	The oath or declaration is objected to by the Ex	aminer.			
	nder 35 U.S.C. §§ 119 and 120				
	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119((a)-(d) or (f).		
a)[☐ All b)☐ Some * c)☐ None of:				
	1. Certified copies of the priority documents		·.		
	2. Certified copies of the priority documents	s have been received in Applica	tion No		
	3. Copies of the certified copies of the prior application from the International Buree the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).	_		
14) <u></u> A	cknowledgment is made of a claim for domesti	c priority under 35 U.S.C. § 119	(e) (to a provisional application).		
	☐ The translation of the foreign language pro				
Attachment					
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informa	ry (PTO-413) Paper No(s) I Patent Application (PTO-152) nuation Sheet .		
I.S. Patent and Tra PTO-326 (Rev		tion Summary	Part of Paper No. 12		

Continuation of Attachment(s) 6). Other: Red-line Figure 4B of Sung (PN 6,137,130).

DETAILED ACTION

Request for Continued Examination

A request for continued examination (RCE) under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/24/02 has been entered. An action on the RCE follows.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-2 and 14-15 are rejected under 35 U.S.C. 102(a) as being anticipated by Sung (PN 6,137,130, of record).

Sung discloses, as shown in Figures 4A-4B and 6B, a semiconductor device comprising, conductive transfer gates (44);

contact plugs (50) adjacent to the conductive transfer gates, each contact plug and each conductive transfer gate having a respective upper surface, wherein the upper surfaces of the contact plugs and the upper surfaces of the conductive transfer gates are substantially coplanar; each conductive transfer gate having a gate insulating film (3),

Application/Control Number: 09/766,846

Art Unit: 2811

a gate electrode layer (4), and side walls (7) for covering sides of the gate insulating film and the gate electrode;

a first interlayer insulating film having a surface which defines the same surface as the upper surfaces as the upper surfaces of the conductive transfer gates and the contact plugs;

a second interlayer insulating film (12) formed on the first interlayer insulating film;

diameter-reduced contact plugs (13) which are smaller than the contact plugs and extend through the second interlayer insulating film to conduct to the contact plugs, respectively. Note attached red-line Figure 4B of Sung.

With regard to claim 2, Sung discloses the device further including a memory cell section (DRAM cell) having a plurality of memory cells,

the memory cell section including, in addition to the conductive transfer gates, the contact plugs, and the first and second interlayer insulating films,

a bit line (14) formed on the second interlayer insulating film;

a third interlayer insulating film (52) formed on the second interlayer insulating film so as to cover the bit line;

capacitors (55) formed on the third interlayer insulating film;

the memory cell section further including, as the diameter-reduced contact plugs, which include

a bit line contact plug which extends through the second interlayer insulating film to bring the contact plugs and the bit line into conduction; Application/Control Number: 09/766,846

Art Unit: 2811

capacitor contact plugs which extend through the second and third interlayer insulating films to bring the contact plugs and the capacitor into conduction.

With regard to claims 14 and 15, Sung discloses the gate insulating film of the conductive transfer gate is silicon oxide. Note that the terms "a CVD insulating film formed by a CVD method" and "a thermal oxide film formed by a thermal oxidation method or a thermally-oxidized nitride film formed by a thermal oxidation nitriding method" are method recitations in a device claimed, and they are non-limiting, because only the final product is relevant, not the method of making. A product by process claim is directed to the product per se, no matter how actually made. See also MPEP 2113. Moreover, an old or obvious product produced by a new method is not a patentable product, whether claimed in "product by process" claims or not.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 5 – 6 and 9 – 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sung (PN 6,137,130, of record) in view of Ozaki et al. (PN 6,104,052, of record).

With regard to claims 5 and 9, Sung discloses the semiconductor device is a DRAM device.

Sung does not disclose the device further includes a logic circuit section, wherein the logic circuit section including a plurality of transistors, in addition to the transfer gates, the contact

plugs, and the first and second interlayer insulating films, bit lines formed on the second interlayer insulating films, diameter-reduced contact plugs. Note that it is well-known that the DRAM device includes memory section and a peripheral circuit (or logic circuit) section. However, Ozaki et al. discloses DRAM device comprises includes memory section and a logic circuit section, wherein the logic circuit section including a plurality of transistors (19b), in addition to the transfer gates, the contact plugs (47), and the first and second interlayer insulating films (22a,22b), bit lines (29b) formed on the second interlayer insulating films, diameter-reduced contact plugs (27b). Note Figure 14G of Ozaki et al.. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the device of Sung having a logic circuit section, wherein the logic circuit section including a plurality of transistors, in addition to the transfer gates, the contact plugs, and the first and second interlayer insulating films, bit lines formed on the second interlayer insulating films, diameter-reduced contact plugs, such as taught by Ozaki et al. in order to control the memory circuit section to perform the desire function (by switching and providing power, filter, rectify, etc.).

With regard to claims 6 and 10, Sung and Ozaki et al. disclose the logic circuit section has NMOS transistors and PMOS transistors both of which constitute CMOS transistors. (Note Col. 21, line 36 – Col. 22, line 5 of Ozaki et al.)

4. Claims 7 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sung (PN 6,025,227, of record) in view of Ozaki et al. (PN 6,104,052, of record) and further in view of Hsu et al. (PN 5,693,974, of record).

Sung and Ozaki et al. disclose contact plugs provided in association with NMOS transistors have a doped silicon layer containing an N-type impurity, and contact plugs provided in association with PMOS transistors have a doped silicon layer containing an P-type impurity. Sung and Ozaki et al. do not disclose gate electrode layers of NMOS transistors have a doped silicon layer containing N-type impurity and gate electrode layers of PMOS transistors have a doped silicon layer containing P-type impurity. However, Hsu et al. discloses a gate electrode layer (18) of NMOS transistor has a doped silicon layer containing N-type impurity (arsenic) and a gate electrode layer (18) of PMOS transistor has a doped silicon layer containing P-type impurity (boron). Note Figures 9 – 10 and Col. 4, lines 31 – 46 of Hsu et al.. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the device of Sung and Ozaki et al. having gate electrode layers of NMOS transistors have a doped silicon layer containing N-type impurity and gate electrode layers of PMOS transistors have a doped silicon layer containing P-type impurity, such as taught by Hsu et al. in order to increase the gate conductivity and to improve the work function of transistors.

5. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sung (PN 6,025,227, of record) in view of Lou (PN 6,093,590, of record).

Sung discloses all of the claimed limitations except the gate electrode layer has a metal layer and a barrier metal which surrounds the metal layer. However, Lou discloses the gate electrode layer has a metal layer (118a) and a barrier metal (116a) which surrounds the metal layer. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the gate electrode layer of Sung having a metal layer and a barrier metal which surrounds

Application/Control Number: 09/766,846

Art Unit: 2811

the metal layer, such as taught by Lou because metal gate has a low sheet resistance so that the

Page 7

word line delay is effectively reduced.

Allowable Subject Matter

6. Claims 3-4, 8 and 12 are objected to as being dependent upon a rejected base claim, but

would be allowable if rewritten in independent form including all of the limitations of the base

claim and any intervening claims.

7. The following is an examiner's statement of reasons for allowance:

Applicant's claims 3-4, 8 and 12 are allowable over the references of record because

none of these references disclose or can be combined to yield the claimed invention such as the

contact plug corresponding to the bit line has a doped silicon layer containing an impurity and a

silicide film formed only at a portion brought into contact with the bit line contact plug, and the

bit line contact plug has a barrier metal brought into contact with each contact plug and a metal

layer formed on the barrier metal.

Response to Arguments

8. Applicant's arguments filed 10/24/02 have been fully considered but they are not

persuasive.

It is argued, at pages 5-6 of the Remarks, that Sung does not disclose the contact plug and the

conductive transfer gate have a coplanar height which is also defined by the same surface as the

first interlayer insulating film because there is a nonconductive silicon nitride capping layer 6

which is not a part of the conductive transfer gate. This argument is not convincing because Sung discloses, at Col. 3, lines 24-30, a gate structure also includes the silicon nitride cap layer 6.

It is argued, at page 6 of the Remarks, that Sung does not disclose the conductive gate electrode which has an upper surface coplanar with the upper surface of the contact plug. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the conductive gate electrode which has an upper surface coplanar with the upper surface of the contact plug) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See In re Van Geuns, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

The rejections under Hosotani et al. (PN 6,051,859) are accordingly withdrawn.

The copy of reference of Sung (PN 6,137,130) is provided.

Conclusion

Any inquiry concerning this communication or earlier communications from the 9. examiner should be directed to Hung K. Vu whose telephone number is (703) 308-4079. The examiner can normally be reached on Mon-Thurs 7:00-4:30 and every other Friday 7:00-3:30, Eastern Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Vu

January 6, 2003

Hung Ch




FIG. 4B